A new switch-level fault simulation method for MOS circuits is presented that combines compiled switch-level simulation techniques and functional fault modeling of transistor faults with the new fault simulation algorithm of differential fault simulation. The fault simulator models both node stuck-at-0, stuck-at-1 faults and transistor stuck-on, stuck-open faults. Prior to simulation, the switch-level circuit components are compiled into functional models. The effect of transistor faults on the function of the circuit components is modeled by functional fault models that execute very fast during simulation. Every compiled circuit component is assigned a dominance attribute, which abstracts relative strength information in the circuit. Dominance is used during simulation to resolve the X-state due to fighting pull-up and pull-down transistor paths and also to deduce transistor fault detectability and fault equivalencies prior to simulation. The differential fault simulation algorithm developed for gate-level circuits is adapted for use at the switch-level. Differential fault simulation provides excellent performance with minimum memory requirements, although it incurs a higher overhead at the switch-level than at the gate-level due to the dynamic memory properties of MOS circuits.
INTRODUCTION
Fault simulation is used to determine the effectiveness of a sequence of test vectors in detecting manufacturing faults in integrated circuits. A fault simulator generates all possible faults for the circuit and then simulates the good circuit and all the faulty circuits for a set of test patterns applied to the inputs. A fault is considered detected if the particular faulty circuit gives a different logic value at an output than the good circuit. Therefore the fault simulator can determine the fault coverage of the test sequence, which is defined as the ratio of the number of faults detected to the total number simulated. Fault simulation provides useful feedback as to what areas of the chip are not being tested by the vector set. Additional test vectors can then be written for the untested logic to increase fault coverage. Also, inherently untestable areas of the chip can be identified and the logic redesigned to increase testability. [1] , [2] . These faults can often change even a simple MOS gate into a sequential circuit or change the gate function in such a way that it cannot be modeled as an input/output s-a-0/1 fault [3] , [4] . Furthermore For VLSI circuits, thousands of faults have to be simulated during fault simulation and straightforward serial fault simulation (in which the good circuit and each faulty circuit are simulated separately) would be computationally very expensive. Various techniques have been devised to reduce the amount of computation necessary by exploiting inherent parallelism and concurrency in fault simulation. In the context of fault simulation, parallelism implies the simultaneous simulation of many identical circuits corresponding to different faults or patterns. Concurrency, on the other hand, implies the simultaneous simulation of only those identical circuits whose response is different than the reference circuit for different faults or patterns.
There are 3 different dimensions along which parallelism and concurrency can be exploited for the acceleration of fault simulation: faults, data patterns and circuit components. This is shown in Fig. as By using a vector processor [18] , [19] , or a multiprocessor [20] , [21] , [22] the rows or the columns of the matrix can be evaluated in parallel, leading to parallel pattern parallel fault simulation. The evaluation matrix, however, is inherently sparse, not in the sense of having a few non-zero entries but in the sense that many of the entries are identical to the first reference entry. This is because each faulty circuit typically differs only slightly from the good circuit, since the fault affects only a small portion of the circuit. This sparsity amounts to unnecessary storage and circuit evaluations. The parallelism of vector processors or multiprocessors may make that overhead tolerable but on a uniprocessor is very important to avoid that overhead.
Concurrent fault simulation [6] exploits the sparsity of the evaluation matrix to reduce the execution time of fault simulation on a uniprocessor. The good circuit is simulated in its entirety but only selective portions of the faulty circuit that are affected by a fault are simulated concurrently with the good circuit. Concurrent fault simulation evaluates the matrix one column at a time, using a linked list to represent only entries which are different from the first reference entry and dropping further simulation of entries identical to the reference (i.e., dropping from further propagation to other circuit components).
Event-driven concurrent fault simulation has been the most prevalent fault simulation technique due to its simulation efficiency and its ability to handle easily different fault models, sequential circuits and functional models [7] . However, the main disadvantage of concurrent fault simulation is the large memory requirement, since the state of the good circuit and all the faulty circuits must be maintained simultaneously. There is also a performance overhead in traversing the fault lists to trace fault effects and removing or inserting faults from the lists. Another technique, the parallel value list, [13] combines the features of parallel and concurrent fault simulation [14] . Faults [23] . In differential fault simulation, an event is defined as a difference between successive faulty machines rather than a difference between the good and faulty machine or a difference in the same machine under successive patterns. It does not require the overhead of restoring the good machine state before each faulty machine simulation as does single fault propagation. Moreover, it requires much less memory than concurrent fault simulation, because it does not keep copies of the good and all faulty machines running concurrently. Finally it can handle both combinational and sequential circuits [24] .
We ber of faults at the transistor switch-level is much higher than the gate-level. This large increase in the number of faults coupled with the low speed of simulation at the switch-level has prevented switch-level fault simulation from becoming practical for large circuits. Also, due to the nature of switch-level circuits, the implementation of concurrent fault simulation at the switch-level has been much more complex with additional memory and performance overhead.
We have developed a new switch-level fault simulator that uses differential fault simulation, to achieve minimum memory requirements and performance overhead, both of which are essential to performing practical fault simulation at the switch-level due to the large number of switch-level faults. It also uses high speed compiled switch-level simulation that approaches-the speed of gate-level simulation. The remainder of this paper describes the design and performance of our switch-level fault simulator.
In section 2, the switch-level simulation techniques used in our simulator are discussed and compared with other switch-level simulators. In section 3, a new functional fault modeling technique that models the effect of transistor faults on compiled circuit components is presented. In section 4, the calculation of the transistor group dominance, which is a property used to resolve the X-state during simulation and also to identify transistor faults undetectable by logic monitoring, is presented. In section 5, our implemen- time while compiled simulators extract function information from the circuit at compile-time and make use of this information to achieve faster simulation at run-time. Interpreted fault simulators such as FMOSSIM [9] have suffered from low speed, because the interpretive switch-level algorithm is slow.
In addition, the frequent occurrence of the X-state due to a transistor fault causes these transistor faults to be declared as being only potentially detected (soft-detects) and in a corresponding uncertainty in the fault coverage. These faults can potentially be detected, because the intermediate voltage levels they create may or may not be sufficient to switch further stages and drive a primary output to the opposite logic value of the good circuit. Additionally, many transistor stuck-on faults are undetectable by logic monitoring because even when they are sensitized a stronger opposing path overrides their fault effect [31] . Other fault simulators have tried to remedy these problems by using a multivalued algebra with more than 3 logic states [32] , [33] . However, this made the simulation algorithm more complicated and sacrificed simulation speed.
Compiled switch-level simulators improve simulation speed by using symbolic analysis to preprocess the network into a functionally equivalent Boolean representation for simulation [26] [27] [28] [29] . For example, the compiled simulator COSMOS [30] Our fault simulator models both node stuck-at faults and transistor stuck-on and stuck-open faults. To achieve high simulation speed, functional fault modeling is used to model the effect of transistor faults on compiled circuit components. The dominance property of the circuit components is used during simulation to resolve the X-state due to transistor stuck-on faults.
FUNCTIONAL FAULT MODELING
The fault simulator can model node stuck-at faults on the inputs and outputs of transistor groups (channelconnected components) of For example, the behavior of the 2-input static CMOS NAND gate in Fig. 3a Transistor groups that exhibit bidirectional behavior as in Fig. 4b are not compiled but simulated by the MOSSIM-like switch-level algorithm. In these groups we inject transistor faults during simulation by activating the equivalent stuck-at faults on their gate terminals and evaluating the faulty circuit response at run-time. Since these groups make up only a small portion of the total number of groups (typically about 15%) we still retain the overall speed advantage of compiled simulation. To statically determine at compile-time that a group is n-dominant, we have to ensure that under all input combinations that can sensitize a transistor stuck-on fault, the pull-down net will always override the pull-up net. Therefore, we compare the minimum pull-down current (the current of the weakest pulldown path) with the maximum pull-up current. In general, the maximum pull-up current occurs when all the pull-up transistors are on and multiple parallel paths exist contributing current to the output node. However, depending on the pull-up structure, it is possible that no multiple paths can exist due to a single transistor stuck-on fault, and the maximum pull-up current is taken as the current of the strongest pull-up path. This is the case, for example, in static CMOS NAND gates, as in Fig. 3a . Notice that there is no way that a transistor stuck-on fault can be sensitized such that both the pull-up and pull-down nets are on and more then one pull-up transistor is on. In other gates, however, such as the AND-OR-INVERT gate of Fig. 6 , there is no such guarantee. For example, given the input vector ABC (100), the transistor fault TAp s-on will create two parallel pull-up paths through TBp and Tcp fighting with a single pulldown path through TAn.
TRANSISTOR GROUP DOMINANCE
The majority of compiled transistor groups that we have simulated were found to be n-dominant. This arises due to the higher mobility of n-channel devices, assuming equal size nMOS and pMOS devices.
This greatly reduces the number of occurrences of the X-state due to transistor stuck-on faults during simulation. For example, we have analyzed and compiled a large commercial circuit of 8431 transistors, which is part of VLSI chip. The results are shown in Table  II : out of 1487 compiled groups, 1480 groups were found to be n-dominant, while only 7 were found to have no dominance. If a group is n-dominant, stuck-on faults on its pull-up transistors are undetectable because their fault effect is masked by the stronger pull-down network. Similarly, stuck-on faults in the pull-down network of a p-dominant group will be undetectable. For groups having no dominance, all transistor stuck-on faults will produce X's and these faults may be classified as soft-detectable. Therefore, dominance is used to deduce transistor fault detectability as well as to remove undetectable or soft-detectable transistor faults prior to simulation, resulting in substantial savings in simulation time.
Dominance can also be used for deducing fault equivalence relations between node and transistor faults. For example, if an inverter is n-dominant, the nMOS transistor stuck-on fault is equivalent to the inverter output node s-a-0 fault. For the extended 8-bit and 16-bit circuits, the required CPU times scale up well with the increasing circuit size, approximately linearly for node stuck-at faults and superlinearly (but less than quadratically) for transistor faults. Here again, there is a large discrepancy between the gate-level and transistor-level fault coverage.
The sequential circuit, a 4-bit CMOS accumulator, was implemented using a precharged Manchester carry adder and dynamic latches. All circuit groups were compiled except for the group consisting of the Manchester carry chain, which was simulated at the switch-level because it did not match any of the available models. 19% of the transistor faults are found to be undetectable before simulation and 4% are found to be soft-detectable because they are uninitializable. Note that the CPU times in Table III are both somewhat higher than the previous case of the comparably sized 4-bit ALU circuit. The overhead due to state difference information of the faulty circuits in the sequential circuit is not present in the purely combinational ALU circuit. In addition, the carry chain is being simulated by the switch-level algorithm rather than with a compiled model. The same observations for the relative performance of DIFFSIM and SFP can also be made for this circuit.
CONCLUSIONS
A fast switch-level fault simulation method has been presented, which combines compiled switch-level simulation and functional fault modeling of transistor faults with the recently introduced algorithm of differential fault simulation.
The channel-connected components of the MOS circuit are compiled into functional models and are assigned a dominance attribute that abstracts relative strength information of the pull-up and pull-down networks. The functional models can describe the behavior of the good circuit and the behavior of the circuit under the effect of transistor faults, and they execute much faster than an interpretive switch-level algorithm. Dominance is found during compilation, using accurate electrical current calculations that take into account series-parallel connections of transistors as well as the existence of multiple parallel paths that can determine the value of the output node. This is more accurate than using artificial strength considerations and considering only a single strongest path, as is commonly done in the switch-level model. Dominance is used during simulation to resolve the X-state due to fighting pull-up and pull-down transistor paths. Therefore, we perform compiled switch-level fault simulation using a more accurate electrical model than what is found on other switch-level fault simulators. Dominance information is also used to deduce transistor fault detectability and fault equivalencies prior to simulation. Since a large percentage of transistor faults may be undetectable by logic monitoring, this reduces the number of faults to be simulated and thereby saves simulation time. It would be possible to develop a multi-valued switch-level algorithm that will resolve the X-state for the few cases where a circuit component has no dominance. Using dominance information, we can determine at compile-time which transistor faults would produce X's using the switch-level model and simulate only those faults with the more complex and slower multi-valued algorithm.
The differential fault simulation algorithm that had originally been developed for gate-level circuits was implemented at the switch-level and was shown to offer high performance with minimum memory requirements. These attributes are essential for practical switch-level fault simulation of large circuits because of the large number of switch-level faults.
